

## VND5E012AY-E

# Double channel high-side driver with analog current sense for automotive applications

Datasheet - production data

#### **Features**

Max transient supply voltage	V <sub>CC</sub>	41V
Operating voltage range	V <sub>CC</sub>	4.5 to 28V
Max on-state resistance (per ch.)	R <sub>ON</sub>	12 mΩ
Current limitation (typ)	I <sub>LIMH</sub>	74 A
Off-state supply current	I <sub>S</sub>	2 μA <sup>(1)</sup>

1. Typical value with all loads connected

#### ■ General:

- Inrush current active management by power limitation
- Very low standby current
- 3.0V CMOS compatible input
- Optimized electromagnetic emission
- Very low electromagnetic susceptibility
- In compliance with the 2002/95/EC european directive
- Proportional load current sense
- High current sense precision for wide range current
- Very low current sense leakage

#### ■ Diagnostic functions:

- Off-state open-load detection
- Current sense disable
- Thermal shutdown indication
- Output short to V<sub>CC</sub> detection
- Overload and short to ground (power limitation) indication

#### ■ Protection:

- Undervoltage shutdown
- Overvoltage clamp
- Load current limitation
- Self limiting of fast thermal transients
- Protection against loss of ground and loss of  $V_{CC}$
- Thermal shutdown



- Reverse battery protection with self switch of the Power MOS
- Electrostatic discharge protection

### **Applications**

- All types of resistive, inductive and capacitive loads
- Suitable as LED driver

### Description

The VND5E012AY-E is a device made using STMicroelectronics VIPower M0-5 technology. It is intended for driving resistive or inductive loads with one side connected to ground. Active  $V_{CC}$  pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table).

This device integrates an analog current sense which delivers a current proportional to the load current when CS\_DIS high leads the current sense pin in high impedance.

Fault conditions such as overload, overtemperature or openload are reported via the current sense pin

Output current limitation protects the device in overload condition. In case of long overload duration, the device limits the dissipated power to safe level up to thermal shutdown intervention. Thermal shutdown with automatic restart allows the device to recover normal operation as soon as fault condition disappears.

Contents VND5E012AY-E

# **Contents**

1	Bloc	k diagram and pin description5
2	Elec	trical specifications
	2.1	Absolute maximum ratings
	2.2	Thermal data
	2.3	Electrical characteristics
	2.4	Waveforms
	2.5	Electrical characteristics curves
3	Арр	lication information
	3.1	Load dump protection
	3.2	MCU I/Os protection
	3.3	Current sense and diagnostic
		3.3.1 Short to VCC and off-state open-load detection
	3.4	Maximum demagnetization energy (VCC = 13.5 V)
4	Pack	kage and PCB thermal data30
	4.1	PowerSSO-36 thermal data
5	Pacl	kage information
	5.1	ECOPACK <sup>®</sup> package 34
	5.2	PowerSSO-36 mechanical data
	5.3	Packing information
6	Orde	er codes
7	Revi	sion history

VND5E012AY-E List of tables

# List of tables

Table 1.	Pin function	5
Table 2.	Suggested connections for unused and not connected pins	6
Table 3.	Absolute maximum ratings	
Table 4.	Thermal data	8
Table 5.	Power section	9
Table 6.	Switching (VCC = 13V; Tj = 25°C)	9
Table 7.	Current sense (8V <v<sub>CC&lt;18V)</v<sub>	. 10
Table 8.	Open-load detection (8V <v<sub>CC&lt;18V)</v<sub>	. 11
Table 9.	Protections	
Table 10.	Logic input	. 12
Table 11.	Truth table	. 15
Table 12.	Electrical transient requirements (part 1)	. 17
Table 13.	Electrical transient requirements (part 2)	. 17
Table 14.	Electrical transient requirements (part 3)	. 17
Table 15.	Thermal parameter	
Table 16.	PowerSSO-36 mechanical data	. 36
Table 17.	Device summary	. 38
Table 18.	Document revision history	. 39

List of figures VND5E012AY-E

# **List of figures**

Figure 1.	Block diagram	
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Current and voltage conventions	7
Figure 4.	Current sense delay characteristics	
Figure 5.	Open-load off-state delay timing	13
Figure 6.	IOUT/ISENSE vs IOUT	
Figure 7.	Maximum current sense ratio drift vs load current	14
Figure 8.	Switching characteristics	
Figure 9.	Delay response time between rising edge of ouput current and rising edge of current se	ense
	(CS enabled)	16
Figure 10.	Output voltage drop limitation	16
Figure 11.	Normal operation	18
Figure 12.	Overload or short to GND	18
Figure 13.	Intermittent overload	19
Figure 14.	Off-state open-load with external circuitry	20
Figure 15.	Short to V <sub>CC</sub>	21
Figure 16.	T <sub>J</sub> evolution in overload or short to GND	21
Figure 17.	Off-state output current	22
Figure 18.	High level input current	
Figure 19.	Input clamp voltage	22
Figure 20.	Input high level voltage	22
Figure 21.	Input low level voltage	22
Figure 22.	Input hysteresis voltage	22
Figure 23.	On-state resistance vs T <sub>case</sub>	23
Figure 24.	On-state resistance vs V <sub>CC</sub>	23
Figure 25.	Undervoltage shutdown	
Figure 26.	I <sub>LIMH</sub> vs T <sub>case</sub>	23
Figure 27.	Turn-on voltage slope	
Figure 28.	Turn-off voltage slope	
Figure 29.	CS_DIS clamp voltage	24
Figure 30.	Low level CS_DIS voltage	
Figure 31.	High level CS_DIS voltage	
Figure 32.	Application schematic	
Figure 33.	Current sense and diagnostic	27
Figure 34.	Maximum turn-off current versus inductance <sup>(1)</sup>	
Figure 35.	PowerSSO-36 PC board	
Figure 36.	Rthj-amb vs PCB copper area in open box free air condition (one channel ON)	
Figure 37.	PowerSSO-36 Thermal impedance junction ambient single pulse (one channel ON)	31
Figure 38.	Thermal fitting model of a double channel HSD in PowerSSO-36 <sup>(1)</sup>	
Figure 39.	PowerSSO-36 package dimensions	
Figure 40.	PowerSSO-36 tube shipment (no suffix)	37
Figure 41.	PowerSSO-36 tape and reel shipment (suffix "TR")	37

**577** 

# 1 Block diagram and pin description

Figure 1. Block diagram




Table 1. Pin function

Name	Function
V <sub>CC</sub>	Battery connection
OUT <sub>1,2</sub>	Power output
GND	Ground connection
IN <sub>1,2</sub>	Voltage controlled input pin with hysteresis, CMOS compatible; controls output switch state
CS <sub>1,2</sub>	Analog current sense pin delivers a current proportional to the load current
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin

OUT1 - 1 □ 36 - OUT2 OUT1 - 2 COUT1 - 3 COUT1 - 4 COUT1 -35 - OUT2 34 - OUT2 33 - OUT2 OUT1 - 5 🗖 32 - OUT2 OUT1 - 6 C 31 - OUT2 30 - OUT2 OUT1 - 8 🗖 29 - OUT2 OUT1 - 9 🗖 28 - OUT2 27 - OUT2 26 - N.C. 25 - N.C. IN1 - 13 □ 24 - IN2 N.C. - 14 CS1 - 15 N.C. - 16 CS1 - 15 CS1 - 16 C 23 - N.C. 22 - CS2 21 - N.C. N.C. - 17 🗖 20 - N.C. GND - 18 🗓 19 - CS\_DIS. \_ TAB = V<sub>CC</sub> GAPGRI00288

Figure 2. Configuration diagram (top view)

Table 2. Suggested connections for unused and not connected pins

Connection / pin	Current sense	Not connected	Output	Input	CS_DIS
Floating	Not allowed	Х	Х	Х	X
To ground	Through 1 KΩ resistor	Х	Not allowed	Through 10 KΩ resistor	Through 10 KΩ resistor

# 2 Electrical specifications




Figure 3. Current and voltage conventions

### 2.1 Absolute maximum ratings

Applying stress which exceeds the ratings listed in the *Table 3* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in this section for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

	,				
Symbol	Parameter	Value	Unit		
V <sub>CC</sub>	DC supply voltage	28	V		
V <sub>CCPK</sub>	Transient supply voltage (T<400 ms, $R_{LOAD} > 0.5 \Omega$ )	41	V		
-V <sub>CC</sub>	Reverse DC supply voltage	16	V		
V <sub>CC_LSC</sub>	Maximum supply voltage for full protection to short-circuit (acc. AEC-Q100-012)	18	V		
- I <sub>GND</sub>	DC reverse ground pin current	200	mA		
I <sub>OUT</sub>	DC output current	Internally limited	Α		
- I <sub>OUT</sub>	Reverse DC output current	50	Α		
I <sub>IN</sub>	DC input current	-1 to 10	mA		
I <sub>CSD</sub>	DC current sense disable input current	-1 to 10	mA		
-I <sub>CSENSE</sub>	DC Reverse CS pin current	200	mA		
V <sub>CSENSE</sub>	Current sense maximum voltage	V <sub>CC</sub> -41 +V <sub>CC</sub>	V V		

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
E <sub>MAX</sub>	Maximum switching energy (single pulse) (L = 0.47 mH; R <sub>L</sub> = 0 $\Omega$ ; V <sub>bat</sub> = 13.5 V; T <sub>jstart</sub> = 150 °C; I <sub>OUT</sub> = I <sub>limL</sub> (Typ.))	110	mJ
V <sub>ESD</sub>	Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF)  - V <sub>CC</sub> , OUTPUT  - INPUT, CS_DIS  - CURRENT SENSE	5000 4000 2000	٧
V <sub>ESD</sub>	Charge device model (CDM-AEC-Q100-011)	750	V
T <sub>j</sub>	Junction operating temperature	-40 to 150	°C
T <sub>stg</sub>	Storage temperature	-55 to 150	°C

### 2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Maximum value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case (With one channel ON)	2	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	See <i>Figure 36</i> in the thermal section	°C/W

### 2.3 Electrical characteristics

 $8V \! < \! V_{CC} \! < \! 28V;$  -40°C<  $T_{j} \! < \! 150^{\circ}C,$  unless otherwise specified

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Operating supply voltage		4.5	13	28	V
V <sub>USD</sub>	Undervoltage shutdown			3.5	4.5	V
V <sub>USDhyst</sub>	Undervoltage shutdown hysteresis			0.5		٧
		I <sub>OUT</sub> =5A; T <sub>j</sub> =25°C		11	16	
R <sub>ON</sub>	On-state resistance	I <sub>OUT</sub> =5A; T <sub>j</sub> =150°C			24	mΩ
		I <sub>OUT</sub> =5A; V <sub>CC</sub> =5V; T <sub>j</sub> =25°C			16	$m\Omega$
R <sub>ON REV</sub>	Reverse battery on-state resistance	V <sub>CC</sub> =-13V; I <sub>OUT</sub> =-5A; T <sub>j</sub> =25°C			12	mΩ
V <sub>clamp</sub>	Clamp voltage	I <sub>S</sub> =20 mA	41	46	52	٧
		Off-state; V <sub>CC</sub> =13V; T <sub>j</sub> =25°C;				
I <sub>S</sub>	Supply current	V <sub>IN</sub> =V <sub>OUT</sub> =V <sub>SENSE</sub> =V <sub>CSD</sub> = 0V		2 (1)	5 <sup>(1)</sup>	μΑ
		On-state; V <sub>CC</sub> =13V; V <sub>IN</sub> =5V; I <sub>OUT</sub> =0A		3.5	6.5	mA
I <sub>L(off)</sub>	Off state output ourrest (2)	$V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_{j}=25^{\circ}C$	0	0.01	3	
	Off-state output current (2)	$V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_{j}=125^{\circ}C$	0		5	μΑ

- 1. PowerMOS leakage included
- 2. For each channel

Table 6. Switching ( $V_{CC} = 13V$ ;  $T_j = 25$ °C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	R <sub>L</sub> =2.6Ω (see <i>Figure 8</i> )	-	30	-	μs
t <sub>d(off)</sub>	Turn-off delay time	$R_L=2.6\Omega$ (see <i>Figure 8</i> )	-	20	-	μs
(dV <sub>OUT</sub> /dt) <sub>on</sub>	Turn-on voltage slope	$R_L$ =2.6 $\Omega$	-	See Figure 28	-	V/µs
(dV <sub>OUT</sub> /dt) <sub>off</sub>	Turn-off voltage slope	R <sub>L</sub> =2.6Ω	-	See Figure 29	-	V/µs
W <sub>ON</sub>	Switching energy losses during t <sub>WON</sub>	R <sub>L</sub> =2.6Ω (see <i>Figure 8</i> )	-	1	-	mJ
W <sub>OFF</sub>	Switching energy losses during t <sub>WOFF</sub>	R <sub>L</sub> =2.6Ω (see <i>Figure 8</i> )	-	0.5	-	mJ

Table 7. Current sense (8V<V<sub>CC</sub><18V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
К <sub>0</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> =0.25A; V <sub>SENSE</sub> =0.5V T <sub>j</sub> = -40°C150°C	2615	5130	7770	
K <sub>1</sub>	l <sub>OUT</sub> /l <sub>SENSE</sub>	I <sub>OUT</sub> =5A; V <sub>SENSE</sub> =0.5V T <sub>j</sub> =-40°C150°C T <sub>j</sub> =25°C150°C	4155 4530	5330 5330	6650 6130	
dK <sub>1</sub> /K <sub>1</sub> <sup>(1)</sup>	Current sense ratio drift	I <sub>OUT</sub> =5A; V <sub>SENSE</sub> = 0.5V; V <sub>CSD</sub> =0V; T <sub>J</sub> = -40 °C to 150 °C	-8		8	%
K <sub>2</sub>	lout/Isense	I <sub>OUT</sub> =10A; V <sub>SENSE</sub> =4V T <sub>j</sub> =-40°C150°C T <sub>j</sub> =25°C150°C	4705 4865	5290 5290	5950 5715	
$dK_2/K_2^{(1)}$	Current sense ratio drift	I <sub>OUT</sub> = 10 A; V <sub>SENSE</sub> = 4 V; V <sub>CSD</sub> =0V; T <sub>J</sub> = -40 °C to 150 °C	-5		5	%
K <sub>3</sub>	lout/lsense	I <sub>OUT</sub> =25A; V <sub>SENSE</sub> =4V T <sub>j</sub> =-40°C150°C T <sub>j</sub> =25°C150°C	4935 4985	5250 5250	5565 5515	
$dK_{3}/K_{3}^{(1)}$	Current sense ratio drift	I <sub>OUT</sub> = 25 A; V <sub>SENSE</sub> = 4 V; V <sub>CSD</sub> = 0V; T <sub>J</sub> = -40 °C to 150 °C	-4		4	%
I <sub>SENSE0</sub>	Analog sense leakage current	$I_{OUT}$ =0A; $V_{SENSE}$ =0V; $V_{CSD}$ =5V; $V_{IN}$ =0V; $T_{j}$ =-40°C150°C $V_{CSD}$ =0V; $V_{IN}$ =5V; $T_{j}$ =-40°C150°C	0 0		1 2	μΑ μΑ
		I <sub>OUT</sub> =5A; V <sub>SENSE</sub> =0V; V <sub>CSD</sub> =V <sub>IN</sub> =5V;	0		Į.	μΑ
V <sub>SENSE</sub>	Max analog sense output voltage	I <sub>OUT</sub> =15A; V <sub>CSD</sub> =0V	5			V
V <sub>SENSEH</sub>	Analog sense output voltage in overtemperature condition	$V_{CC}$ =13V; $R_{SENSE}$ =10K $\Omega$		8		٧
I <sub>SENSEH</sub>	Analog sense output current in overtemperature condition	V <sub>CC</sub> =13V; V <sub>SENSE</sub> =5V		9		mA
t <sub>DSENSE1H</sub>	Delay response time from falling edge of CS_DIS pin	V <sub>SENSE</sub> <4V, 1.5A <lout<25a I<sub>SENSE</sub>=90% of I<sub>SENSE max</sub> (see fig <i>Figure 4</i>)</lout<25a 		50	100	μs

Table 7. Current sense (8V<V<sub>CC</sub><18V) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>DSENSE1L</sub>	Delay Response time from rising edge of CS_DIS pin	V <sub>SENSE</sub> <4V, 1.5A <lout<25a I<sub>SENSE</sub>=10% of I<sub>SENSE max</sub> (see fig <i>Figure 4</i>)</lout<25a 		5	20	μs
t <sub>DSENSE2H</sub>	Delay Response time from rising edge of INPUT pin	V <sub>SENSE</sub> <4V, 1.5A <lout<25a I<sub>SENSE</sub>=90% of I<sub>SENSE max</sub> (see fig <i>Figure 4</i>)</lout<25a 		70	300	μs
Δt <sub>DSENSE2H</sub>	Delay response time between rising edge of output current and rising edge of current sense	V <sub>SENSE</sub> < 4V, I <sub>SENSE</sub> = 90% of I <sub>SENSEMAX</sub> , I <sub>OUT</sub> = 90% of I <sub>OUTMAX</sub> I <sub>OUTMAX</sub> = 5A (see <i>Figure 9</i> )			300	μs
t <sub>DSENSE2L</sub>	Delay Response time from falling edge of INPUT pin	V <sub>SENSE</sub> <4V, 1.5A <lout<25a I<sub>SENSE</sub>=10% of I<sub>SENSE max</sub> (see fig <i>Figure 4</i>)</lout<25a 		100	250	μs

<sup>1.</sup> Parameter guaranteed by design; it is not tested.

Table 8. Open-load detection (8V<V<sub>CC</sub><18V)

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
V <sub>OL</sub>	Openload off-state voltage detection threshold	V <sub>IN</sub> = 0V	2	-	4	V
t <sub>DSTKON</sub>	Output short circuit to $V_{cc}$ detection delay at turn-off	see Figure 5	180	-	1200	μs
I <sub>L(off2)r</sub>	Off-state output current at V <sub>OUT</sub> = 4 V	$V_{IN} = 0 \text{ V}; V_{SENSE} = 0 \text{ V}$ $V_{OUT}$ rising from 0 V to 4 V	-120	-	90	μΑ
I <sub>L(off2)f</sub>	Off-state output current at V <sub>OUT</sub> = 2V	$V_{IN} = 0 \text{ V}; V_{SENSE} = V_{SENSEH}$ $V_{OUT}$ falling to $V_{CC}$ to 2 V	-50	-	90	μΑ

Table 9. Protections (1)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>limH</sub>	DC Short circuit current	V <sub>CC</sub> =13V 5V <v<sub>CC&lt;18V</v<sub>	52	74	104 104	A A
I <sub>limL</sub>	Short circuit current during thermal cycling	$V_{CC}$ =13V; $T_R < T_j < T_{TSD}$		18.5		Α
T <sub>TSD</sub>	Shutdown temperature		150	175	200	°C
T <sub>R</sub>	Reset temperature		T <sub>RS</sub> + 1	T <sub>RS</sub> + 5		°C
T <sub>RS</sub>	Thermal reset of STATUS		135			°C

477

Table 9. Protections (1) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
T <sub>HYST</sub>	Thermal hysteresis (T <sub>TSD</sub> -T <sub>R</sub> )			7		°C
V <sub>DEMAG</sub>	Turn-off output voltage clamp	I <sub>OUT</sub> =2A; V <sub>IN</sub> =0; L=6mH	V <sub>CC</sub> -28	V <sub>CC</sub> -31	V <sub>CC</sub> -35	V
V <sub>ON</sub>	Output voltage drop limitation	I <sub>OUT</sub> =0.4A; T <sub>j</sub> =-40°C150°C (see fig. <i>Figure 10</i> )		25		mV

To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles

Table 10. Logic input

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input low level voltage				0.9	V
I <sub>IL</sub>	Low level input current	V <sub>IN</sub> =0.9V	1			μΑ
V <sub>IH</sub>	Input high level voltage		2.1			٧
I <sub>IH</sub>	High level input current	V <sub>IN</sub> =2.1V			10	μΑ
V <sub>I(hyst)</sub>	Input hysteresis voltage		0.25			٧
V <sub>ICL</sub>	Input clamp voltage	I <sub>IN</sub> =1mA I <sub>IN</sub> =-1mA	5.5	-0.7	7	V V
V <sub>CSDL</sub>	CS_DIS low level voltage				0.9	V
I <sub>CSDL</sub>	Low level CS_DIS current	V <sub>CSD</sub> =0.9V	1			μΑ
V <sub>CSDH</sub>	CS_DIS high level voltage		2.1			V
I <sub>CSDH</sub>	High level CS_DIS current	V <sub>CSD</sub> =2.1V			10	μΑ
V <sub>CSD(hyst)</sub>	CS_DIS hysteresis voltage		0.25			٧
V <sub>CSCL</sub>	CS_DIS clamp voltage	I <sub>CSD</sub> =1mA I <sub>CSD</sub> =-1mA	5.5	-0.7	7	V V

t<sub>DSENSE2L</sub>

GAPGRI00290

t<sub>DSENSE1H</sub>

INPUT


CS\_DIS

LOAD CURRENT


SENSE CURRENT


t<sub>DSENSE1L</sub>

Figure 4. Current sense delay characteristics



t<sub>DSENSE2H</sub>











Table 11. Truth table

Conditions	Input	Output	Sense(V <sub>CSD</sub> =0V) <sup>(1)</sup>
Normal operation	L	L	0
	H	H	Nominal
Overtemperature	L	L	0
	H	L	V <sub>SENSEH</sub>
Undervoltage	L	L	0
	H	L	0
Overload	н	X (no power limitation) Cycling (power limitation)	Nominal V <sub>SENSEH</sub>
Short circuit to GND (Power limitation)	L	L	0
	H	L	V <sub>SENSEH</sub>
Open load off-state (with external pull up)	L	Н	V <sub>SENSEH</sub>
Short circuit to V <sub>CC</sub> (external pull up disconnected)	L	H	V <sub>SENSEH</sub>
	H	H	< Nominal
Negative output voltage clamp	L	L	0

If the V<sub>CSD</sub> is high, the SENSE output is at a high impedance; its potential depends on leakage currents and external circuit

Figure 8. Switching characteristics






Figure 9. Delay response time between rising edge of ouput current and rising edge of current sense (CS enabled)






Table 12. Electrical transient requirements (part 1)

ISO 7637-2:	: Test levels <sup>(1)</sup>		Number of	Burst cycle/pulse		Delays and
2004(E) Test Pulse	III	IV	pulses or test times	repetition time		impedance
1	-75 V	-100 V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω
2a	+37 V	+50 V	5000 pulses	0.2 s	5 s	50 μs, 2 Ω
3a	-100 V	-150 V	1h	90 ms	100 ms	0.1 μs, 50 Ω
3b	+75 V	+100 V	1h	90 ms	100 ms	0.1 μs, 50 Ω
4	-6 V	-7 V	1 pulse			100 ms, 0.01 $\Omega$
5b <sup>(2)</sup>	+65 V	+87 V	1 pulse			400 ms, 2 Ω

<sup>1.</sup> The above test levels must be considered referred to  $V_{CC}$  = 13.5 V except for pulse 5b

Table 13. Electrical transient requirements (part 2)

ISO 7637-2: 2004(E)		results <sup>(1)</sup>
Test pulse	111	IV
1	С	С
2a	С	С
3a	С	С
3b	С	С
4	С	С
5b <sup>(2) (3)</sup>	С	С

<sup>1.</sup> The above test levels must be considered referred to  $V_{CC}$  = 13.5 V except for pulse 5b

Table 14. Electrical transient requirements (part 3)

Class	Contents
С	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

<sup>2.</sup> Valid in case of external load dump clamp: 40 V maximum referred to ground

<sup>2.</sup> Valid in case of external load dump clamp: 40 V maximum referred to ground

<sup>3.</sup> Suppressed load dump (pulse 5b) is withstood with a minimum load connected as specified in *Table 3: Absolute maximum ratings* 

#### 2.4 **Waveforms**

Figure 11. Normal operation





Figure 12. Overload or short to GND






Figure 13. Intermittent overload




Figure 14. Off-state open-load with external circuitry

Figure 15. Short to V<sub>CC</sub>






Figure 16. T<sub>J</sub> evolution in overload or short to GND



### 2.5 Electrical characteristics curves

Figure 17. Off-state output current



75

Tc [°C]

125 150

Figure 18. High level input current





Figure 19. Input clamp voltage

Figure 20. Input high level voltage







Figure 21. Input low level voltage

Figure 22. Input hysteresis voltage







Figure 23. On-state resistance vs T<sub>case</sub>

Figure 24. On-state resistance vs V<sub>CC</sub>







Figure 25. Undervoltage shutdown

Figure 26. I<sub>LIMH</sub> vs T<sub>case</sub>








Figure 27. Turn-on voltage slope

Figure 28. Turn-off voltage slope






477

Figure 29. CS\_DIS clamp voltage

Figure 30. Low level CS\_DIS voltage







Figure 31. High level CS\_DIS voltage



# 3 Application information




Figure 32. Application schematic

Note: Channel 2 has the same internal circuit as channel 1.

### 3.1 Load dump protection

 $D_{ld}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the  $V_{CCPK}$  max rating. The same applies if the device is subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO T/R 7637/1 table.

### 3.2 MCU I/Os protection

When negative transients are present on the  $V_{CC}$  line, the control pins is pulled negative to approximatly -1.5 V. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the microcontroller I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (input levels compatibility) with the latch-up limit of microcontroller I/Os.

#### **Equation 1**

$$v_{ccpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C} - V_{IH})/I_{IHmax}$$

Calculation example:

For 
$$V_{CCpeak}$$
 = - 1.5 V;  $I_{latchup} \ge 20$  mA;  $V_{OH\mu C} \ge 4.5$  V

$$75~\Omega \le R_{prot} \le 240~k\Omega$$
.

Recommended values:  $R_{prot} = 10 \text{ k}\Omega$ ,  $C_{EXT} = 10 \text{ nF}$ .

### 3.3 Current sense and diagnostic

The current sense pin performs a double function (see *Figure 33: Current sense and diagnostic*):

- Current mirror of the load current in normal operation, delivering a current proportional to the load one according to a know ratio K<sub>X</sub>.
  The current I<sub>SENSE</sub> can be easily converted to a voltage V<sub>SENSE</sub> by means of an external resistor R<sub>SENSE</sub>. Linearity between I<sub>OUT</sub> and V<sub>SENSE</sub> is ensured up to 5 V minimum (see parameter V<sub>SENSE</sub> in Table 7: Current sense (8V<V<sub>CC</sub><18V)). The current sense accuracy depends on the output current (refer to current sense electrical characteristics Table 7: Current sense (8V<V<sub>CC</sub><18V)).</p>
- Diagnostic flag in fault conditions, delivering a fixed voltage V<sub>SENSEH</sub> up to a maximum current I<sub>SENSEH</sub> in case of the following fault conditions (refer to Table 11: Truth table):
  - Power limitation activation
  - Overtemperature
  - Short to V<sub>CC</sub> in off-state
  - Open load in off-state with additional external components.

A logic level high on CS\_DIS pin sets at the same time all the current sense pins of the device in a high-impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.




Figure 33. Current sense and diagnostic

### 3.3.1 Short to V<sub>CC</sub> and off-state open-load detection

#### Short to V<sub>CC</sub>

A short-circuit between  $V_{CC}$  and output is indicated by the relevant current sense pin set to  $V_{SENSEH}$  during the device OFF-state. Small or no current is delivered by the current sense during the ON-state depending on the nature of the short-circuit.

#### Off-state open-load with external circuitry

Detection of an open load in off mode requires an external pull-up resistor  $R_{PU}$  connecting the output to a positive supply voltage  $V_{PU}$ .

It is preferable  $V_{PU}$  to be switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.

An external pull-down resistor R<sub>PD</sub> connected between output and GND is mandatory to avoid misdetection in case of floating outputs in off-state (see *Figure 33: Current sense and diagnostic*).

 $R_{PD}$  must be selected in order to ensure  $V_{OUT} < V_{OLmin}$  unless pulled-up by the external circuitry:

#### **Equation 2**

$$v_{out}|_{Pull-up\ off} = R_{PD} \cdot I_{L(off2)f} < V_{OLmin} = 2V$$

 $R_{PD} \le 22 \text{ k}\Omega$  is recommended.


For proper open load detection in off-state, the external pull-up resistor must be selected according to the following formula:


#### **Equation 3**

$$\left. V_{\text{OUT}} \right|_{\text{Pull-up\_ON}} = \frac{\left( \! R_{\text{PD}} \cdot V_{\text{PU}} \right) - \left( \! R_{\text{PU}} \cdot R_{\text{PD}} \cdot I_{\text{L(off2)r}} \right)}{\left( \! R_{\text{PU}} + R_{\text{PD}} \right)} > V_{\text{OLmax}} = 4 \; V$$

For the values of  $V_{OLmin}$ ,  $V_{OLmax}$ ,  $I_{L(off2)r}$  and  $I_{L(off2)f}$  (see *Table 8: Open-load detection (8V<V<sub>CC</sub><18V)*).

#### Maximum demagnetization energy ( $V_{CC} = 13.5 \text{ V}$ ) 3.4






1. Values are generated with  $R_L = 0 \ \Omega$ .

In case of repetitive pulses,  $T_{jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

# 4 Package and PCB thermal data

#### 4.1 PowerSSO-36 thermal data

Figure 35. PowerSSO-36 PC board



Note:

Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB: Double layer, Thermal Vias, FR4 area= 129mm x 60mm, PCB thickness=1.6mm, Cu thickness=70 $\mu$ m (front and back side), Copper areas: from minimum pad lay-out to 8cm<sup>2</sup>).




Figure 36. R<sub>thj-amb</sub> vs PCB copper area in open box free air condition (one channel ON)

Figure 37. PowerSSO-36 Thermal impedance junction ambient single pulse (one channel ON)




Figure 38. Thermal fitting model of a double channel HSD in PowerSSO-36<sup>(1)</sup>

 The fitting model is a semplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered

#### **Equation 4: pulse calculation formula**

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where:

#### **Equation 5**

$$\delta = t_p/T$$

Table 15. Thermal parameter

Area/island (cm <sup>2</sup> )	Footprint	2	8
R1 (°C/W)	0.1		
R2 (°C/W)	0.3		
R3 (°C/W)	5		
R4 (°C/W)	8		
R5 (°C/W)	18	10	10
R6 (°C/W)	27	23	14
R7 (°C/W)	0.1		
R8 (°C/W)	0.3		
C1 (W.s/°C)	0.0025		
C2 (W.s/°C)	0.005		
C3 (W.s/°C)	0.04		
C4 (W.s/°C)	0.5		
C5 (W.s/°C)	1	2	2
C6 (W.s/°C)	3	6	9

Table 15. Thermal parameter (continued)

Area/island (cm <sup>2</sup> )	Footprint	2	8
C7 (W.s/°C)	0.0025		
C8 (W.s/°C)	0.005		

Package information VND5E012AY-E


# 5 Package information

# 5.1 ECOPACK<sup>®</sup> package

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: <a href="www.st.com">www.st.com</a>. ECOPACK® is an ST trademark.

# 5.2 PowerSSO-36 mechanical data

Figure 39. PowerSSO-36 package dimensions



Package information VND5E012AY-E

Table 16. PowerSSO-36 mechanical data

Ob. a.l.		millimeters				
Symbol	Min	Тур	Max			
А	2.15	-	2.47			
A2	2.15	-	2.40			
a1	0	-	0.075			
b	0.18	-	0.36			
С	0.23	-	0.32			
D	10.10	-	10.50			
E	7.4	-	7.6			
е	-	0.5	-			
e3	-	8.5	-			
G	-	-	0.1			
G1	-	-	0.06			
Н	10.1	-	10.5			
h	-	-	0.4			
L	0.55	-	0.85			
N	-	-	10 deg			
X	4.1	-	4.7			
Y	6.5	-	7.1			

### 5.3 Packing information

Figure 40. PowerSSO-36 tube shipment (no suffix)





Figure 41. PowerSSO-36 tape and reel shipment (suffix "TR")



Order codes VND5E012AY-E

# 6 Order codes

Table 17. Device summary

package	Order codes	
	Tube	Tape and reel
PowerSSO-36	VND5E012AY-E	VND5E012AYTR-E

VND5E012AY-E Revision history

# 7 Revision history

Table 18. Document revision history

Date	Revision	Changes	
05-Jun-2007	1	Initial release.	
21-Oct-2009	2	Updated Figure 3: Current and voltage conventions.  Updated following tables:  — Table 3: Absolute maximum ratings  — Table 4: Thermal data  — Table 5: Power section  — Table 6: Switching (VCC = 13V; Tj = 25°C)  — Table 7: Current sense (8V <v<sub>CC&lt;18V)  — Table 8: Open-load detection (8V<v<sub>CC&lt;18V)  Added following figures:  — Figure 7: Maximum current sense ratio drift vs load current  — Figure 8: Switching characteristics  — Figure 9: Delay response time between rising edge of ouput current and rising edge of current sense (CS enabled)  Added Section 2.4: Waveforms and Section 2.5: Electrical characteristics curves.  Apdated Chapter 3: Application information.  Updated Section 4.1: PowerSSO-36 thermal data:  — Added Figure 35: PowerSSO-36 PC board, Figure 36: Rthjamb vs PCB copper area in open box free air condition (one channel ON) and Figure 37: PowerSSO-36 Thermal impedance junction ambient single pulse (one channel ON)  — Updated Figure 38: Thermal fitting model of a double channel HSD in PowerSSO-36(1)  — Added Table 15: Thermal parameter.  Updated Section 5.1: ECOPACK® package.</v<sub></v<sub>	
03-Dec-2009	3	Updated Section 4.1: PowerSSO-36 thermal data	
09-July-2012	4	Updated Figure 39: PowerSSO-36 package dimensions	

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

40/40 Doc ID 13621 Rev 4

